

Efficient Sum-of-Product Based Constant Multiplication for FFT Applications

Joseph Wanstrath and Travis LaCour Vinay Karkala, Graduate Student

Dr. Sunil Khatri, Professor





References

[1] Fahad Qureshi and Oscar Gustafsson. (2009). Low-Complexity Reconfigurable Complex Constant Multiplication for FFTs. Linkoping, Sweden. IEEE Xplore. [2] Das, Sabyasachi. Design Automation Techniques for Datapath Circuits [Ph.D thesis]. Boulder:

- University of Colorado at Boulder; 2007. [3] Parent, D.W. "Kogge Stone Adder Logic Verification." Electrical Engineering Lecture - Design
- of CMOS Digital Integrated Circuits. 2008. San Jose State University. [4] Weste, Neil H.E., David Harris, Ayan Banerjee. 2005. CMOS VLSI Design: A Circuits and
- Systems Perspective, 3rd Edition. Delhi, India: Pearson Education.

Area only considers the number of adders claimed

Consider the use of 4:3 SOP Compression algorithm

- Ignores multiplexors and other adders used in the architecture

Include decoder analysis to determine Partial Product Terms for coefficients

· Implement and compare architectures on a FPGA to verify results

Future Work